ADuCM4050

Vendor Web: Analog Devices

download svd file

All devices of this Vendor

Name : ADuCM4050

Flash : 512 kB

Flash bank : 0x80000 Bytes @ 0x0

RAM : 32 kB

RAM : 0x00008000 Bytes @ 0x00008000

description : ARM Cortex-M4 Microcontroller based device

Architecture

Architecture : ARM Cortex-M4 (CM4)

revision : r0p1

endian : little

Memory Protection Unit (MPU) : available

Floating Point Unit (FPU) : available

Number of relevant bits in Interrupt priority : 3

Peripherals

name : ADC0
description : Digital Controller for ADC
base address : 0x0
Interrupt (46) ADC0_EVT : Event

name : BEEP0
description : Beeper Driver
base address : 0x0
Interrupt (45) BEEP_EVT : Event

name : BUSM0
description : Bus matrix
base address : 0x0

name : CLKG0_CLK
description : Clocking
base address : 0x0

name : CLKG0_OSC
description : Clocking
base address : 0x0
Interrupt (41) CLKG_XTAL_OSC_EVT : Crystal Oscillator Event
Interrupt (43) CLKG_PLL_EVT : PLL Event
Interrupt (71) CLKG_ROOTCLK_ERR : Root Clock Error

name : CRC0
description : CRC Accelerator
base address : 0x0

name : CRYPT0
description : Register Map for the Crypto Block
base address : 0x0
Interrupt (38) CRYPT_EVT : Event

name : DMA0
description : DMA
base address : 0x0
Interrupt (19) DMA_CHAN_ERR : Channel Error
Interrupt (20) DMA0_CH0_DONE : Channel 0 Done
Interrupt (21) DMA0_CH1_DONE : Channel 1 Done
Interrupt (22) DMA0_CH2_DONE : Channel 2 Done
Interrupt (23) DMA0_CH3_DONE : Channel 3 Done
Interrupt (24) DMA0_CH4_DONE : Channel 4 Done
Interrupt (25) DMA0_CH5_DONE : Channel 5 Done
Interrupt (26) DMA0_CH6_DONE : Channel 6 Done
Interrupt (27) DMA0_CH7_DONE : Channel 7 Done
Interrupt (28) DMA0_CH8_DONE : Channel 8 Done
Interrupt (29) DMA0_CH9_DONE : Channel 9 Done
Interrupt (30) DMA0_CH10_DONE : Channel 10 Done
Interrupt (31) DMA0_CH11_DONE : Channel 11 Done
Interrupt (32) DMA0_CH12_DONE : Channel 12 Done
Interrupt (33) DMA0_CH13_DONE : Channel 13 Done
Interrupt (34) DMA0_CH14_DONE : Channel 14 Done
Interrupt (35) DMA0_CH15_DONE : Channel 15 Done
Interrupt (39) DMA0_CH24_DONE : Channel 24 Done
Interrupt (56) DMA0_CH16_DONE : Channel 16 Done
Interrupt (57) DMA0_CH17_DONE : Channel 17 Done
Interrupt (58) DMA0_CH18_DONE : Channel 18 Done
Interrupt (59) DMA0_CH19_DONE : Channel 19 Done
Interrupt (60) DMA0_CH20_DONE : Channel 20 Done
Interrupt (61) DMA0_CH21_DONE : Channel 21 Done
Interrupt (62) DMA0_CH22_DONE : Channel 22 Done
Interrupt (63) DMA0_CH23_DONE : Channel 23 Done
Interrupt (67) DMA0_CH25_DONE : Channel 25 Done
Interrupt (68) DMA0_CH26_DONE : Channel 26 Done

name : FLCC0
description : Flash Controller
base address : 0x0

name : FLCC0_CACHE
description : Cache Controller
base address : 0x0

name : GPIO0
description : General-Purpose Input/Output
base address : 0x0

name : GPIO1
description : General-Purpose Input/Output
base address : 0x0

name : GPIO2
description : General-Purpose Input/Output
base address : 0x0

name : GPIO3
description : General-Purpose Input/Output
base address : 0x0

name : I2C0
description : I2C Master/Slave
base address : 0x0
Interrupt (17) I2C_SLV_EVT : Slave Event
Interrupt (18) I2C_MST_EVT : Master Event

name : NVIC0
description : Cortex Interrupt Controller
base address : 0x0

name : PMG0
description : Power Management
base address : 0x0
Interrupt (6) PMG0_VREG_OVR : Voltage Regulator (VREG) Overvoltage
Interrupt (7) PMG0_BATT_RANGE : Battery Voltage (VBAT) Out of Range

name : PMG0_TST
description : Power Management
base address : 0x0

name : RNG0
description : Random Number Generator
base address : 0x0
Interrupt (44) RNG0_EVT : Event

name : RTC0
description : Real-Time Clock
base address : 0x0
Interrupt (8) RTC0_EVT : Event

name : RTC1
description : Real-Time Clock
base address : 0x0
Interrupt (0) RTC1_EVT : Event

name : SPI0
description : Serial Peripheral Interface
base address : 0x0
Interrupt (15) SPI0_EVT : Event

name : SPI1
description : Serial Peripheral Interface
base address : 0x0
Interrupt (42) SPI1_EVT : Event

name : SPI2
description : Serial Peripheral Interface
base address : 0x0
Interrupt (16) SPI2_EVT : Event

name : SPORT0
description : Serial Port
base address : 0x0
Interrupt (36) SPORT_A_EVT : Channel A Event
Interrupt (37) SPORT_B_EVT : Channel B Event

name : SYS
description : System Identification and Debug Enable
base address : 0x0
Interrupt (9) SYS_GPIO_INTA : GPIO Interrupt A
Interrupt (10) SYS_GPIO_INTB : GPIO Interrupt B

name : TMR0
description : General Purpose Timer
base address : 0x0
Interrupt (11) TMR0_EVT : Event

name : TMR1
description : General Purpose Timer
base address : 0x0
Interrupt (12) TMR1_EVT : Event

name : TMR2
description : General Purpose Timer
base address : 0x0
Interrupt (40) TMR2_EVT : Event

name : TMR_RGB
description : Timer_RGB with 3 PWM outputs
base address : 0x0
Interrupt (69) TMR_RGB_EVT : Event

name : UART0
description : Universal Asynchronous Receiver/Transmitter
base address : 0x0
Interrupt (14) UART0_EVT : UART0 Event

name : UART1
description : Universal Asynchronous Receiver/Transmitter
base address : 0x0
Interrupt (66) UART1_EVT : Event

name : WDT0
description : Watchdog Timer
base address : 0x0
Interrupt (5) WDT_EXP : Expiration

name : XINT0
description : External interrupt configuration
base address : 0x0
Interrupt (1) XINT_EVT0 : External Wakeup Interrupt n
Interrupt (2) XINT_EVT1 : External Wakeup Interrupt n
Interrupt (3) XINT_EVT2 : External Wakeup Interrupt n
Interrupt (4) XINT_EVT3 : External Wakeup Interrupt n


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.